

FIG. 1




FIG.2(A)




FIG. 2(B)




FIG. 3A-1




FIG. 3A-2




FIG. 3B-1




FIG. 3B-2




FIG.4






FIG. 5(A)

097644-020304




FIG. 5(B)




FIG. 6




FIG. 7




FIG. 8(A)




FIG. 8(B)




FIG. 9(A)




FIG. 9(B)






FIG. 10




FIG. 11




FIG. 12




FIG. 13




FIG. 14a




FIG. 14b




FIG. 14c




FIG. 15





FIG. 16






FIG. 18






FIG. 19




FIG.20




FIG. 21




FIG. 22




FIG.23




FIG. 24

097641 020301  
10520 149950




FIG. 25




FIG. 26




FIG.27






FIG.28

Multiplexed audio/video data




FIG.29




FIG.30




FIG.31




FIG.32




FIG.33




FIG.34





FIG.35



MPEG 4:2:0  
macroblock

FIG.36A



JPEG 2:1:1  
macroblock

FIG.36B




FIG.37




FIG.38




FIG.39




FIG.40



FIG.41




FIG.42

0976641.020501






FIG.43

TIME




FIG.44




FIG.45




FIG.46




FIG.47






FIG.48



The diagram shows two signals over time: 'Any bus' and 'Any strobe'. The 'Any bus' signal is a high-level signal that is active for three periods. The 'Any strobe' signal is a periodic signal that is active for a duration of 19, 20, and 21. The time intervals 19, 20, and 21 are marked with arrows below the signals. The time axis is labeled 'TIME'.

The diagram shows two digital signals over time. The top signal, labeled  $\overline{\text{CAS}}[3:0]$ , is an inverted pulse. The bottom signal, labeled  $\text{DRAM\_data}[31:0]$ , is a data bus signal. A vertical line marks the start of the data transfer. A horizontal double-headed arrow labeled '23' indicates the setup time before the  $\overline{\text{CAS}}$  signal transitions. Another horizontal double-headed arrow labeled '24' indicates the hold time after the  $\overline{\text{CAS}}$  signal transitions. The x-axis is labeled 'TIME' with an arrow pointing right.




FIG.53






FIG.54


8 bit value



16 bit value



32 bit value



base + 3

base + 2

base + 1

base + 0

FIG.55






FIG.56




FIG.57




FIG.58




FIG.59




FIG.60




FIG.61




FIG.62

FIG. 64




FIG.63

This looks like an MPEG picture start




FIG.64

This looks like an MPEG slice start (0x28)




FIG.65




FIG.66




FIG.67




FIG.68




FIG.69






FIG.70




FIG.71




FIG. 72




FIG. 73




FIG. 74A




FIG. 74B




FIG. 74C




FIG. 74D

$$\left\{ \begin{array}{l} \text{horiz\_macroblocks} = \frac{\text{horiz\_pels} + 15}{16} \\ \text{vert\_macroblocks} = \frac{\text{vert\_pels} + 15}{16} \end{array} \right.$$

FIG. 75

From Token buffer




FIG.76




FIG.77




FIG.78




FIG.79




FIG.80




FIG.8 1




FIG.82




FIG. 83




FIG.84




FIG.85






FIG. 86




FIG. 87




FIG. 88

0977641 020504  
F06020 4402760




FIG.89




FIG.90

097644 0000  
FIG.89




FIG.91




FIG.92




FIG.93

CIF		QCIF
0	1	0
2	3	2
4	5	4
6	7	
8	9	
10	11	

FIG.94




FIG.95

1	2	3	4	5	6	7	8	9	10	11
12	13	14	15	16	17	18	19	20	21	22
23	24	25	26	27	28	29	30	31	32	33

FIG.96




FIG.97




FIG.98

1	2	3	4	5	6	7	8
9	10	11	12	13	14	15	16

...

59	58	59	60	61	62	63	64
----	----	----	----	----	----	----	----

FIG. 99




FIG. 100




FIG. 101




FIG. 102






FIG. 103




FIG. 104




FIG. 105




FIG. 106




FIG. 107




FIG. 108






FIG. 109

TIME

0976641 020304

0976641.020501  
T05020" 4499/260






FIG. 112




FIG. 113




FIG. 114






FIG. 115

FIG. 114

097664-0000  
T06020 "T06020"








FIG. 118

097644-020604  
T05020-1492/50




FIG. 119




FIG. 120




FIG. 12A




FIG. 12B




FIG. 122




FIG. 123

FIG. 124




FIG. 124




FIG. 125




FIG. 126






FIG. 127




FIG. 128




FIG. 129




FIG. 130

Address Generator  
420




FIG. 131




FIG. 132

FIG. 133




FIG. 133




FIG. 134




FIG. 135






FIG. 136








FIG. 139





FIG. 140



NOTE: "COMMON BLOCK" IS ENTIRELY  
COMBINATIONAL (NO LATCHING)




FIG. 14I




FIG. 142




FIG. 143

09776644-020504  
T06020" T499Z650




FIG. 144




FIG. I 45




FIG. I 46






FIG. 147




FIG. 148

0	1	2	3	4	5	6	7
8	9	10	11	12	13	14	15
16	17	18	19	20	21	22	23
24	25	26	27	28	29	30	31
32	33	34	35	36	37	38	39
40	41	42	43	44	45	46	47
48	49	50	51	52	53	54	55
56	57	58	59	60	61	62	63

FIG. 149




FIG. 150

09764-00001  
00000-00000




FIG. 151




FIG. 152

## Read Cycle




FIG. 153

09775641-020504

## Write Cycle




FIG. 154

097644-00004







FIG. 156





097644-020301




FIG. 158




FIG. 159A




FIG. 159B




FIG. 159C

Diagram illustrating a memory layout (0x24 blocks) with address ranges and offsets:

- Address Ranges:** 0, 1, 2, 3, 4, 2A, 2B, 2C, 2D, 2E, 2F, 57, 5D8, 602, 603, 604, 605, 62D, 62E, 62F.
- Offsets:**
  - DISP\_COMP\_OFFSET0:** Points to the start of the address range 2D.
  - DISP\_HBS\_COMP0:** Points to the start of the address range 2D.
  - DISP\_VBS\_COMP0:** Points to the start of the address range 2D.
- Dimensions:**
  - 0x24 blocks:** Vertical dimension.
  - ADDR\_HBS\_COMP0:** Horizontal dimension.
- Labels:**
  - BUFFER\_BASE0 = 0:** Points to the start of the address range 0.

FIG. 160

BUFFER OFFSET 0x00

COMPONENT OFFSET 0x000 + .....

00	01	02	03	04	05	06	07	08	09	0A	0B
0C	0D	0E	0F	10	11	12	13	14	15	16	17
18	19	1A	1B	1C	1D	1E	1F	20	21	22	23
24	25	26	27	28	29	2A	2B	2C	2D	2E	2F
30	31	32	33	34	35	36	37	38	39	3A	3B
3C	3D	3E	3F	40	41	42	43	44	45	46	47
48	49	4A	4B	4C	4D	4E	4F	50	51	52	53
54	55	56	57	58	59	5A	5B	5C	5D	5E	5F
60	61	62	63	64	65	66	67	68	69	6A	6B
6C	6D	6E	6F	70	71	72	73	74	75	76	77
78	79	7A	7B	7C	7D	7E	7F	80	81	82	83
84	85	86	87	88	89	8A	8B	8C	8D	8E	8F

FIG. 161A

COMPONENT1 OFFSET 0x100 + .....

00	01	02	03	04	05
06	07	08	09	0A	0B
0C	0D	0E	0F	10	11
12	13	14	15	16	17
18	19	1A	1B	1C	1D
1E	1F	20	21	22	23

FIG. 161B

COMPONENT1 OFFSET 0x200 + .....

00	01	02	03	04	05
06	07	08	09	0A	0B
0C	0D	0E	0F	10	11
12	13	14	15	16	17
18	19	1A	1B	1C	1D
1E	1F	20	21	22	23

FIG. 161C






FIG. 162



$$\text{BLOCK ADDRESS} = 0 + 0 + 0x5D8 + 0x28 + 0x2C + 1 = 0x62D$$

FIG. 1 63A



$$\text{BLOCK ADDRESS} = 0 + 0 + 0 + 0x2A + 0 + 0 = 0x2A$$

FIG. 1 63B




FIG. 164









FIG. 165

09776641 020504





0976641 020901

09754-0000  
F06020-1499/250




FIG. 1 69